Mark Horowitz
Yahoo! Founders Professor in the School of Engineering and Professor of Computer Science
Electrical Engineering
Bio
Professor Horowitz's initial work focused on designing high-performance digital systems by combining work in computer-aided design tools, circuit design, and system architecture. Dr. Horowitz's current research interests are quite broad and span using EE and CS analysis methods to problems in molecular biology to creating new design methodologies for analog and digital VLSI circuits. He has worked on many processor designs, from early RISC chips, to creating some of the first distributed shared memory multiprocessors, and is currently working on on-chip multiprocessor designs. Recently he has worked on a number of problems in computational photography. In 1990, he took leave from Stanford to help start Rambus Inc., a company designing high-bandwidth memory interface technology, and has continued work in high-speed I/O at Stanford. His current research includes updating both analog and digital design methods, low energy multiprocessor designs, computational photography, and applying engineering to biology.
Academic Appointments
-
Professor, Electrical Engineering
-
Professor, Computer Science
-
Member, Bio-X
-
Affiliate, Precourt Institute for Energy
-
Member, Stanford Neurosciences Institute
Honors & Awards
-
Faculty Researcher Award, SIA (2010)
-
Most influential paper, International Symposium of Computer Arch (1994)
-
Donald O. Pederson Technical Field Award, IEEE (2006)
-
Best Paper Award, ISQED (2005)
-
Most Influential Paper, International Symposium on Computer Architecture (1989)
-
Jack Kilby Outstanding Paper Award, ISSCC (2003)
-
Elected Fellow, Association for Computing Machinery
-
Elected Fellow, IEEE
Boards, Advisory Committees, Professional Organizations
-
Member, National Academy of Engineering (2013 - Present)
-
Member, American Academy of Arts and Sciences (2013 - Present)
-
Member, Computer Science and Telecommunications Advisory Board, NAS (2013 - Present)
Professional Education
-
PhD, Stanford University (1984)
-
MS, MIT (1978)
-
BS, MIT (1978)
2015-16 Courses
- An Intro to Making: What is EE
ENGR 40M (Aut, Spr) - An Intro to Making: What is EE
OSPBER 40M (Aut) -
Independent Studies (24)
- Advanced Reading and Research
CS 499 (Aut, Win, Spr, Sum) - Advanced Reading and Research
CS 499P (Aut, Win, Spr, Sum) - Computer Laboratory
CS 393 (Aut, Win, Spr, Sum) - Curricular Practical Training
CS 390A (Aut, Win, Spr, Sum) - Curricular Practical Training
CS 390B (Aut, Win, Spr, Sum) - Curricular Practical Training
CS 390C (Aut, Win, Spr, Sum) - Independent Database Project
CS 395 (Aut, Win, Spr, Sum) - Independent Project
CS 399 (Aut, Win, Spr, Sum) - Independent Project
CS 399P (Aut, Win, Spr, Sum) - Independent Work
CS 199 (Aut, Win, Spr, Sum) - Independent Work
CS 199P (Aut, Win, Spr, Sum) - Master's Thesis and Thesis Research
EE 300 (Aut, Win, Spr, Sum) - Part-Time CPT
CS 390S (Aut) - Part-Time CPT
CS 390T (Win) - Part-Time Curricular Practical Training
CS 390Q (Spr) - Part-time Curricular Practical Training
CS 390P (Win, Spr) - Programming Service Project
CS 192 (Aut, Win, Spr, Sum) - Senior Project
CS 191 (Aut, Win, Spr, Sum) - Special Studies and Reports in Electrical Engineering
EE 191 (Aut, Win, Spr) - Special Studies and Reports in Electrical Engineering
EE 391 (Aut, Win, Spr, Sum) - Special Studies and Reports in Electrical Engineering (WIM)
EE 191W (Aut, Win, Spr) - Special Studies or Projects in Electrical Engineering
EE 190 (Aut, Win, Spr) - Special Studies or Projects in Electrical Engineering
EE 390 (Aut, Win, Spr, Sum) - Writing Intensive Senior Project (WIM)
CS 191W (Aut, Win, Spr)
- Advanced Reading and Research
-
Prior Year Courses
2014-15 Courses
- An Intro to Making: What is EE
ENGR 40M (Aut) - Digital MOS Integrated Circuits
EE 213 (Win)
2013-14 Courses
- An Intro to Making: What is EE
ENGR 40M (Spr) - Digital MOS Integrated Circuits
EE 313 (Win) - Introduction to VLSI Systems
EE 271 (Aut)
- An Intro to Making: What is EE
All Publications
-
Convolution Engine: Balancing Efficiency and Flexibility in Specialized Computing
COMMUNICATIONS OF THE ACM
2015; 58 (4): 85-93
View details for DOI 10.1145/2735841
View details for Web of Science ID 000351734500024
-
Building Conflict-Free FFT Schedules
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS
2015; 62 (4): 1146-1155
View details for DOI 10.1109/TCSI.2015.2402935
View details for Web of Science ID 000352288800024
-
Digital Analog Design: Enabling Mixed-Signal System Validation
IEEE DESIGN & TEST
2015; 32 (1): 44-52
View details for DOI 10.1109/MDAT.2014.2361718
View details for Web of Science ID 000348097200007
-
Enhancing the performance of the light field microscope using wavefront coding
OPTICS EXPRESS
2014; 22 (20): 24817-24839
View details for DOI 10.1364/OE.22.024817
View details for Web of Science ID 000342757000104
-
Enhancing the performance of the light field microscope using wavefront coding.
Optics express
2014; 22 (20): 24817-24839
Abstract
Light field microscopy has been proposed as a new high-speed volumetric computational imaging method that enables reconstruction of 3-D volumes from captured projections of the 4-D light field. Recently, a detailed physical optics model of the light field microscope has been derived, which led to the development of a deconvolution algorithm that reconstructs 3-D volumes with high spatial resolution. However, the spatial resolution of the reconstructions has been shown to be non-uniform across depth, with some z planes showing high resolution and others, particularly at the center of the imaged volume, showing very low resolution. In this paper, we enhance the performance of the light field microscope using wavefront coding techniques. By including phase masks in the optical path of the microscope we are able to address this non-uniform resolution limitation. We have also found that superior control over the performance of the light field microscope can be achieved by using two phase masks rather than one, placed at the objective's back focal plane and at the microscope's native image plane. We present an extended optical model for our wavefront coded light field microscope and develop a performance metric based on Fisher information, which we use to choose adequate phase masks parameters. We validate our approach using both simulated data and experimental resolution measurements of a USAF 1951 resolution target; and demonstrate the utility for biological applications with in vivo volumetric calcium imaging of larval zebrafish brain.
View details for DOI 10.1364/OE.22.024817
View details for PubMedID 25322056
-
A Verilog Piecewise-Linear Analog Behavior Model for Mixed-Signal Validation
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS
2014; 61 (8): 2229-2235
View details for DOI 10.1109/TCSI.2014.2332265
View details for Web of Science ID 000341593000003
-
Darkroom: Compiling High-Level Image Processing Code into Hardware Pipelines
ACM TRANSACTIONS ON GRAPHICS
2014; 33 (4)
View details for DOI 10.1145/2601097.2601174
View details for Web of Science ID 000340000100111
- Measurement of Supply Pin Current Distributions in Integrated Circuit Packages
-
Why Design Must Change: Rethinking Digital Design
Micro, IEEE
; PP (99): 1-1
View details for DOI 10.1109/MM.2010.81
- Analyzing CMOS Power Supply Networks Using Ariel, ACM/IEEE
-
Large-scale mapping of transposable element insertion sites using digital encoding of sample identity.
Genetics
2014; 196 (3): 615-623
Abstract
Determining the genomic locations of transposable elements is a common experimental goal. When mapping large collections of transposon insertions, individualized amplification and sequencing is both time consuming and costly. We describe an approach in which large numbers of insertion lines can be simultaneously mapped in a single DNA sequencing reaction by using digital error-correcting codes to encode line identity in a unique set of barcoded pools.
View details for DOI 10.1534/genetics.113.159483
View details for PubMedID 24374352
-
Large-Scale Mapping of Transposable Element Insertion Sites Using Digital Encoding of Sample Identity
GENETICS
2014; 196 (3): 615-?
View details for DOI 10.1534/genetics.113.159483
View details for Web of Science ID 000333905500005
-
Forwarding Metamorphosis: Fast Programmable Match-Action Processing in Hardware for SDN
ACM SIGCOMM COMPUTER COMMUNICATION REVIEW
2013; 43 (4): 99-110
View details for DOI 10.1145/2534169.2486011
View details for Web of Science ID 000327465900016
-
GABAergic Lateral Interactions Tune the Early Stages of Visual Processing in Drosophila
NEURON
2013; 78 (6): 1075-1089
Abstract
Early stages of visual processing must capture complex, dynamic inputs. While peripheral neurons often implement efficient encoding by exploiting natural stimulus statistics, downstream neurons are specialized to extract behaviorally relevant features. How do these specializations arise? We use two-photon imaging in Drosophila to characterize a first-order interneuron, L2, that provides input to a pathway specialized for detecting moving dark edges. GABAergic interactions, mediated in part presynaptically, create an antagonistic and anisotropic center-surround receptive field. This receptive field is spatiotemporally coupled, applying differential temporal processing to large and small dark objects, achieving significant specialization. GABAergic circuits also mediate OFF responses and balance these with responses to ON stimuli. Remarkably, the functional properties of L2 are strikingly similar to those of bipolar cells, yet emerge through different molecular and circuit mechanisms. Thus, evolution appears to have converged on a common strategy for processing visual information at the first synapse.
View details for DOI 10.1016/j.neuron.2013.04.024
View details for Web of Science ID 000321026900013
View details for PubMedID 23791198
-
Microfluidic serial digital to analog pressure converter for arbitrary pressure generation and contamination-free flow control
LAB ON A CHIP
2013; 13 (10): 1911-1918
Abstract
Multilayer microfluidics based on PDMS (polydimethylsiloxane) soft lithography have offered parallelism and integration for biological and chemical sciences, where reduction in reaction volume and consistency of controlled variables across experiments translate into reduced cost, increased quantity and quality of data. One issue with push up or push down microfluidic control concept is the inability to provide multiple control pressures without adding more complex and expensive external pressure controls. We present here a microfluidic serial DAC (Digital to Analog Converter) that can be integrated with any PDMS device to expand the device's functionality by effectively adding an on-chip pressure regulator. The microfluidic serial DAC can be used with any incompressible fluids and operates in a similar fashion compared to an electronic serial DAC. It can be easily incorporated into any existing multilayer microfluidic devices, and the output pressure that the device generates could be held for extensive times. We explore in this paper various factors that affect resolution, speed, and linearity of the DAC output. As an application, we demonstrate microfluidic DAC's ability for on-chip manipulation of flow resistance when integrated with a simple flow network. In addition, we illustrate an added advantage of using the microfluidic serial DAC in preventing back flow and possible contamination.
View details for DOI 10.1039/c3lc41394b
View details for Web of Science ID 000317937300011
View details for PubMedID 23529280
-
A Verilog Piecewise-Linear Analog Behavior Model for Mixed-Signal Validation
2013 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC)
2013
View details for Web of Science ID 000350887800060
-
An Area-Efficient Minimum-Time FFT Schedule Using Single-Ported Memory
2013 IFIP/IEEE 21ST INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC)
2013: 39-44
View details for Web of Science ID 000332046100008
-
Design Principles for Packet Parsers
2013 ACM/IEEE SYMPOSIUM ON ARCHITECTURES FOR NETWORKING AND COMMUNICATIONS SYSTEMS (ANCS)
2013: 13-24
View details for Web of Science ID 000345909600002
-
FPU Generator for Design Space Exploration
2013 21ST IEEE SYMPOSIUM ON COMPUTER ARITHMETIC (ARITH)
2013: 25-34
View details for DOI 10.1109/ARITH.2013.27
View details for Web of Science ID 000326337100004
-
The Frankencamera: An Experimental Platform for Computational Photography
COMMUNICATIONS OF THE ACM
2012; 55 (11): 90-98
View details for DOI 10.1145/2366316.2366339
View details for Web of Science ID 000311293300029
-
Bringing Up a Chip on the Cheap
IEEE DESIGN & TEST OF COMPUTERS
2012; 29 (6): 57-65
View details for DOI 10.1109/MDT.2011.2179849
View details for Web of Science ID 000318544300008
-
Removing high contrast artifacts via digital inpainting in cryo-electron tomography: An application of compressed sensing
JOURNAL OF STRUCTURAL BIOLOGY
2012; 178 (2): 108-120
Abstract
To cope with poor quality in cryo-electron tomography images, electron-dense markers, such as colloidal goldbeads, are often used to assist image registration and analysis algorithms. However, these markers can create artifacts that occlude a specimen due to their high contrast, which can also cause failure of some image processing algorithms. One way of reducing these artifacts is to replace high contrast objects with pixel densities that blend into the surroundings in the projection domain before volume reconstruction. In this paper, we propose digital inpainting via compressed sensing (CS) as a new method to achieve this goal. We show that cryo-ET projections are sparse in the discrete cosine transform (DCT) domain, and, by finding the sparsest DCT domain decompositions given uncorrupted pixels, we can fill in the missing pixel values that are occluded by high contrast objects without discontinuities. Our method reduces visual artifacts both in projections and in tomograms better than conventional algorithms, such as polynomial interpolation and random noise inpainting.
View details for DOI 10.1016/j.jsb.2012.01.003
View details for Web of Science ID 000304287400006
View details for PubMedID 22248454
-
CMOS Image Sensors With Multi-Bucket Pixels for Computational Photography
IEEE JOURNAL OF SOLID-STATE CIRCUITS
2012; 47 (4): 1031-1042
View details for DOI 10.1109/JSSC.2012.2185189
View details for Web of Science ID 000302494700022
-
CPU DB: Recording Microprocessor History
COMMUNICATIONS OF THE ACM
2012; 55 (4): 55-63
View details for DOI 10.1145/2133806.2133822
View details for Web of Science ID 000302915000023
-
Avoiding Game Over: Bringing Design to the Next Level
2012 49TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC)
2012: 623-629
View details for Web of Science ID 000309256800089
-
A New IC with Level-Crossing ADC Readout Architecture for PET Detector Signals
2012 IEEE NUCLEAR SCIENCE SYMPOSIUM AND MEDICAL IMAGING CONFERENCE RECORD (NSS/MIC)
2012: 2486-2488
View details for Web of Science ID 000326814202127
-
Design Automation Framework for Application-Specific Logic-in-Memory Blocks
2012 IEEE 23RD INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS (ASAP)
2012: 125-132
View details for Web of Science ID 000312737700018
-
Rethinking DRAM Power Modes for Energy Proportionality
2012 IEEE/ACM 45TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO-45)
2012: 131-142
View details for DOI 10.1109/MICRO.2012.21
View details for Web of Science ID 000319333900012
-
Removing Overhead From High-Level Interfaces
2012 49TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC)
2012: 783-789
View details for Web of Science ID 000309256800112
-
Towards Energy-Proportional Datacenter Memory with Mobile DRAM
2012 39TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA)
2012: 37-48
View details for Web of Science ID 000309010000004
-
Understanding Sources of Inefficiency in General-Purpose Chips
COMMUNICATIONS OF THE ACM
2011; 54 (10): 85-93
View details for DOI 10.1145/2001269.2001291
View details for Web of Science ID 000296022500021
-
Energy-Efficient Floating-Point Unit Design
IEEE TRANSACTIONS ON COMPUTERS
2011; 60 (7): 913-922
View details for DOI 10.1109/TC.2010.121
View details for Web of Science ID 000290867300001
-
Defining the Computational Structure of the Motion Detector in Drosophila
NEURON
2011; 70 (6): 1165-1177
Abstract
Many animals rely on visual motion detection for survival. Motion information is extracted from spatiotemporal intensity patterns on the retina, a paradigmatic neural computation. A phenomenological model, the Hassenstein-Reichardt correlator (HRC), relates visual inputs to neural activity and behavioral responses to motion, but the circuits that implement this computation remain unknown. By using cell-type specific genetic silencing, minimal motion stimuli, and in vivo calcium imaging, we examine two critical HRC inputs. These two pathways respond preferentially to light and dark moving edges. We demonstrate that these pathways perform overlapping but complementary subsets of the computations underlying the HRC. A numerical model implementing differential weighting of these operations displays the observed edge preferences. Intriguingly, these pathways are distinguished by their sensitivities to a stimulus correlation that corresponds to an illusory percept, "reverse phi," that affects many species. Thus, this computational architecture may be widely used to achieve edge selectivity in motion detection.
View details for DOI 10.1016/j.neuron.2011.05.023
View details for Web of Science ID 000292410700014
View details for PubMedID 21689602
-
Cortical representations of olfactory input by trans-synaptic tracing
NATURE
2011; 472 (7342): 191-196
Abstract
In the mouse, each class of olfactory receptor neurons expressing a given odorant receptor has convergent axonal projections to two specific glomeruli in the olfactory bulb, thereby creating an odour map. However, it is unclear how this map is represented in the olfactory cortex. Here we combine rabies-virus-dependent retrograde mono-trans-synaptic labelling with genetics to control the location, number and type of 'starter' cortical neurons, from which we trace their presynaptic neurons. We find that individual cortical neurons receive input from multiple mitral cells representing broadly distributed glomeruli. Different cortical areas represent the olfactory bulb input differently. For example, the cortical amygdala preferentially receives dorsal olfactory bulb input, whereas the piriform cortex samples the whole olfactory bulb without obvious bias. These differences probably reflect different functions of these cortical areas in mediating innate odour preference or associative memory. The trans-synaptic labelling method described here should be widely applicable to mapping connections throughout the mouse nervous system.
View details for DOI 10.1038/nature09714
View details for Web of Science ID 000289469100036
View details for PubMedID 21179085
-
Latency Sensitive FMA Design
2011 20TH IEEE SYMPOSIUM ON COMPUTER ARITHMETIC (ARITH-20)
2011: 129-138
View details for DOI 10.1109/ARITH.2011.26
View details for Web of Science ID 000296333300016
-
Joint DAC/IWBDA Special Session Design and Synthesis of Biological Circuits
PROCEEDINGS OF THE 48TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC)
2011: 114-115
View details for Web of Science ID 000297360000020
-
Global Convergence Analysis of Mixed-Signal Systems
PROCEEDINGS OF THE 48TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC)
2011: 498-503
View details for Web of Science ID 000297360000093
- Global convergence analysis of mixed-signal systems Design Automation Conference (DAC) 2011: 498-503
- Energy-efficient floating point unit design Computers, IEEE Transactions on 2011; 99: 1-1
-
Analog signal multiplexing for PSAPD-based PET detectors: simulation and experimental validation
PHYSICS IN MEDICINE AND BIOLOGY
2010; 55 (23): 7149-7174
Abstract
A 1 mm(3) resolution clinical positron emission tomography (PET) system employing 4608 position-sensitive avalanche photodiodes (PSAPDs) is under development. This paper describes a detector multiplexing technique that simplifies the readout electronics and reduces the density of the circuit board design. The multiplexing scheme was validated using a simulation framework that models the PSAPDs and front-end multiplexing circuits to predict the signal-to-noise ratio and flood histogram performance. Two independent experimental setups measured the energy resolution, time resolution, crystal identification ability and count rate both with and without multiplexing. With multiplexing, there was no significant degradation in energy resolution, time resolution and count rate. There was a relative 6.9 ± 1.0% and 9.4 ± 1.0% degradation in the figure of merit that characterizes the crystal identification ability observed in the measured and simulated ceramic-mounted PSAPD module flood histograms, respectively.
View details for DOI 10.1088/0031-9155/55/23/001
View details for Web of Science ID 000284261000015
View details for PubMedID 21081831
-
Analysis of the Intact Surface Layer of Caulobacter crescentus by Cryo-Electron Tomography
JOURNAL OF BACTERIOLOGY
2010; 192 (22): 5855-5865
Abstract
The surface layers (S layers) of those bacteria and archaea that elaborate these crystalline structures have been studied for 40 years. However, most structural analysis has been based on electron microscopy of negatively stained S-layer fragments separated from cells, which can introduce staining artifacts and allow rearrangement of structures prone to self-assemble. We present a quantitative analysis of the structure and organization of the S layer on intact growing cells of the Gram-negative bacterium Caulobacter crescentus using cryo-electron tomography (CET) and statistical image processing. Instead of the expected long-range order, we observed different regions with hexagonally organized subunits exhibiting short-range order and a broad distribution of periodicities. Also, areas of stacked double layers were found, and these increased in extent when the S-layer protein (RsaA) expression level was elevated by addition of multiple rsaA copies. Finally, we combined high-resolution amino acid residue-specific Nanogold labeling and subtomogram averaging of CET volumes to improve our understanding of the correlation between the linear protein sequence and the structure at the 2-nm level of resolution that is presently available. The results support the view that the U-shaped RsaA monomer predicted from negative-stain tomography proceeds from the N terminus at one vertex, corresponding to the axis of 3-fold symmetry, to the C terminus at the opposite vertex, which forms the prominent 6-fold symmetry axis. Such information will help future efforts to analyze subunit interactions and guide selection of internal sites for display of heterologous protein segments.
View details for DOI 10.1128/JB.00747-10
View details for Web of Science ID 000283559300001
View details for PubMedID 20833802
-
RETHINKING DIGITAL DESIGN: WHY DESIGN MUST CHANGE
IEEE MICRO
2010; 30 (6): 9-24
View details for Web of Science ID 000285609700003
-
Subtomogram alignment by adaptive Fourier coefficient thresholding
JOURNAL OF STRUCTURAL BIOLOGY
2010; 171 (3): 332-344
Abstract
In the past few years, three-dimensional (3D) subtomogram alignment has become an important tool in cryo-electron tomography (CET). This technique allows one to produce higher resolution images of structures which can not be reconstructed using single-particle methods. Building on previous work, we present a new dissimilarity measure between subtomograms that works well for the noisy images that often occur in CET images. A technique that is more robust to noise provides the ability to analyze macromolecules in thicker samples such as whole cells or lower the defocus in thinner samples to push the first zero of the Contrast Transfer Function (CTF). Our method, Threshold Constrained Cross-Correlation (TCCC), uses statistics of the noise to automatically select only a small percentage of the Fourier coefficients to compute the cross-correlation, which has two main advantages: first, it reduces the influence of the noise by looking at only those peaks dominated by signal; and second, it avoids the missing wedge normalization problem since we consider the same number of coefficients for all possible pairs of subtomograms. We present results with synthetic and real data to compare our approach with other existing methods under different SNR and missing wedge conditions, and show that TCCC improves alignment results for datasets with SNR<0.1. We have made our source code freely available for the community.
View details for DOI 10.1016/j.jsb.2010.05.013
View details for Web of Science ID 000280680100010
View details for PubMedID 20621702
-
The Frankencamera: An Experimental Platform for Computational Photography
ACM TRANSACTIONS ON GRAPHICS
2010; 29 (4)
View details for DOI 10.1145/1778765.1778766
View details for Web of Science ID 000279806600001
-
Fast, Non-Monte-Carlo Estimation of Transient Performance Variation Due to Device Mismatch
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS
2010; 57 (7): 1746-1755
View details for DOI 10.1109/TCSI.2009.2035418
View details for Web of Science ID 000282562000030
-
3D segmentation of cell boundaries from whole cell cryogenic electron tomography volumes
JOURNAL OF STRUCTURAL BIOLOGY
2010; 170 (1): 134-145
Abstract
Cryogenic electron tomography (cryo-ET) has gained increasing interest in recent years due to its ability to image whole cells and subcellular structures in 3D at nanometer resolution in their native environment. However, due to dose restrictions and the inability to acquire high tilt angle images, the reconstructed volumes are noisy and have missing information. Thus, features are unreliable, and precision extraction of the cell boundary is difficult, manual and time intensive. This paper presents an efficient recursive algorithm called BLASTED (Boundary Localization using Adaptive Shape and Texture Discovery) to automatically extract the cell boundary using a conditional random field (CRF) framework in which boundary points and shape are jointly inferred. The algorithm learns the texture of the boundary region progressively, and uses a global shape model and shape-dependent features to propose candidate boundary points on a slice of the membrane. It then updates the shape of that slice by accepting the appropriate candidate points using local spatial clustering, the global shape model, and trained boosted texture classifiers. The BLASTED algorithm segmented the cell membrane over an average of 93% of the length of the cell in 19 difficult cryo-ET datasets.
View details for DOI 10.1016/j.jsb.2009.12.015
View details for Web of Science ID 000276329600016
View details for PubMedID 20035877
-
Static control logic for microfluidic devices using pressure-gain valves
NATURE PHYSICS
2010; 6 (3): 218-223
View details for DOI 10.1038/NPHYS1513
View details for Web of Science ID 000275024000024
-
Timing Robustness in the Budding and Fission Yeast Cell Cycles
PLOS ONE
2010; 5 (2)
Abstract
Robustness of biological models has emerged as an important principle in systems biology. Many past analyses of Boolean models update all pending changes in signals simultaneously (i.e., synchronously), making it impossible to consider robustness to variations in timing that result from noise and different environmental conditions. We checked previously published mathematical models of the cell cycles of budding and fission yeast for robustness to timing variations by constructing Boolean models and analyzing them using model-checking software for the property of speed independence. Surprisingly, the models are nearly, but not totally, speed-independent. In some cases, examination of timing problems discovered in the analysis exposes apparent inaccuracies in the model. Biologically justified revisions to the model eliminate the timing problems. Furthermore, in silico random mutations in the regulatory interactions of a speed-independent Boolean model are shown to be unlikely to preserve speed independence, even in models that are otherwise functional, providing evidence for selection pressure to maintain timing robustness. Multiple cell cycle models exhibit strong robustness to timing variation, apparently due to evolutionary pressure. Thus, timing robustness can be a basis for generating testable hypotheses and can focus attention on aspects of a model that may need refinement.
View details for DOI 10.1371/journal.pone.0008906
View details for Web of Science ID 000274209700002
View details for PubMedID 20126540
-
Energy-Performance Tradeoffs in Processor Architecture and Circuit Design: A Marginal Cost Analysis
ISCA 2010: THE 37TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE
2010: 26-36
View details for Web of Science ID 000287049300004
- Chapter Thirteen-Alignment of Cryo-Electron Tomography Datasets Methods in enzymology Elsevier. 2010: 343-367
-
2010 Timing Robustness in the Budding and Fission Yeast Cell Cycles.
PLoS ONE
2010; 2 (5): e8906
View details for DOI 10.1371/journal.pone.0008906
- An integrated framework for joint design space exploration of microarchitecture and circuits 2010
-
An efficient test vector generation for checking analog/mixed-signal functional models
2010
View details for DOI 10.1145/1837274.1837468
- Intent-leveraged optimization of analog circuits via homotopy 2010
-
Fortifying analog models with equivalence checking and coverage analysis
2010
View details for DOI 10.1145/1837274.1837381
-
ALIGNMENT OF CRYO-ELECTRON TOMOGRAPHY DATASETS
METHODS IN ENZYMOLOGY, VOL 482: CRYO-EM, PART B: 3-D RECONSTRUCTION
2010; 482: 343-367
Abstract
Data acquisition of cryo-electron tomography (CET) samples described in previous chapters involves relatively imprecise mechanical motions: the tilt series has shifts, rotations, and several other distortions between projections. Alignment is the procedure of correcting for these effects in each image and requires the estimation of a projection model that describes how points from the sample in three-dimensions are projected to generate two-dimensional images. This estimation is enabled by finding corresponding common features between images. This chapter reviews several software packages that perform alignment and reconstruction tasks completely automatically (or with minimal user intervention) in two main scenarios: using gold fiducial markers as high contrast features or using relevant biological structures present in the image (marker-free). In particular, we emphasize the key decision points in the process that users should focus on in order to obtain high-resolution reconstructions.
View details for DOI 10.1016/S0076-6879(10)82014-2
View details for Web of Science ID 000283462200013
View details for PubMedID 20888968
-
Understanding Sources of Inefficiency in General-Purpose Chips
ISCA 2010: THE 37TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE
2010: 37-47
View details for Web of Science ID 000287049300005
-
Energy-Performance Tunable Logic
IEEE JOURNAL OF SOLID-STATE CIRCUITS
2009; 44 (9): 2554-2567
View details for DOI 10.1109/JSSC.2009.2025344
View details for Web of Science ID 000269390700027
-
On-Die Power Supply Noise Measurement Techniques
IEEE TRANSACTIONS ON ADVANCED PACKAGING
2009; 32 (2): 248-259
View details for DOI 10.1109/TADVP.2009.2012521
View details for Web of Science ID 000266778000003
-
Front-End Electronics for a 1 mm(3) Resolution Avalanche Photodiode-Based PET System with Analog Signal Multiplexing
2008 IEEE NUCLEAR SCIENCE SYMPOSIUM AND MEDICAL IMAGING CONFERENCE (2008 NSS/MIC), VOLS 1-9
2009: 3146-3149
View details for Web of Science ID 000268656001256
-
Using a configurable processor generator for computer architecture prototyping
2009
View details for DOI 10.1145/1669112.1669159
-
Area-efficiency in CMP core design: co-optimization of microarchitecture and physical design
SIGARCH Comput. Archit. New
2009; 37 (2): 56-65
View details for DOI 10.1145/1577129.1577138
-
A Memory System Design Framework: Creating Smart Memories
ISCA 2009: 36TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE
2009: 406-417
View details for Web of Science ID 000268225000037
-
Stochastic Steady-State and AC Analyses of Mixed-Signal Systems
DAC: 2009 46TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2
2009: 376-381
View details for Web of Science ID 000279394200077
-
IN FIELD, ENERGY-PERFORMANCE TUNABLE FPGA ARCHITECTURES
FPL: 2009 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS
2009: 262-267
View details for Web of Science ID 000277506300040
-
1 mm(3) Resolution Breast-Dedicated PET System
2008 IEEE NUCLEAR SCIENCE SYMPOSIUM AND MEDICAL IMAGING CONFERENCE (2008 NSS/MIC), VOLS 1-9
2009: 5378-5381
View details for Web of Science ID 000268656002327
-
Leveraging Designer's Intent: A Path Toward Simpler Analog CAD Tools
PROCEEDINGS OF THE IEEE 2009 CUSTOM INTEGRATED CIRCUITS CONFERENCE
2009: 613-620
View details for Web of Science ID 000275926300133
-
Energy-Performance Tunable Logic
PROCEEDINGS OF THE IEEE 2009 CUSTOM INTEGRATED CIRCUITS CONFERENCE
2009: 183-186
View details for Web of Science ID 000275926300039
-
Comparative Evaluation of Memory Models for Chip Multiprocessors
ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION
2008; 5 (3)
View details for DOI 10.1145/1455650.1455651
View details for Web of Science ID 000261844300001
-
Architecture and inherent robustness of a bacterial cell-cycle control system
PROCEEDINGS OF THE NATIONAL ACADEMY OF SCIENCES OF THE UNITED STATES OF AMERICA
2008; 105 (32): 11340-11345
Abstract
A closed-loop control system drives progression of the coupled stalked and swarmer cell cycles of the bacterium Caulobacter crescentus in a near-mechanical step-like fashion. The cell-cycle control has a cyclical genetic circuit composed of four regulatory proteins with tight coupling to processive chromosome replication and cell division subsystems. We report a hybrid simulation of the coupled cell-cycle control system, including asymmetric cell division and responses to external starvation signals, that replicates mRNA and protein concentration patterns and is consistent with observed mutant phenotypes. An asynchronous sequential digital circuit model equivalent to the validated simulation model was created. Formal model-checking analysis of the digital circuit showed that the cell-cycle control is robust to intrinsic stochastic variations in reaction rates and nutrient supply, and that it reliably stops and restarts to accommodate nutrient starvation. Model checking also showed that mechanisms involving methylation-state changes in regulatory promoter regions during DNA replication increase the robustness of the cell-cycle control. The hybrid cell-cycle simulation implementation is inherently extensible and provides a promising approach for development of whole-cell behavioral models that can replicate the observed functionality of the cell and its responses to changing environmental conditions.
View details for DOI 10.1073/pnas.0805258105
View details for Web of Science ID 000258560700056
View details for PubMedID 18685108
-
Integrated regulation for energy-efficient digital circuits
IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC. 2008: 1795-1807
View details for DOI 10.1109/JSSC.2008.925403
View details for Web of Science ID 000257950800009
-
A 90 nm CMOS 16 Gb/s transceiver for optical interconnects
IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC. 2008: 1235-1246
View details for DOI 10.1109/JSSC.2008.920330
View details for Web of Science ID 000255354300019
-
Digital circuit design trends
IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC. 2008: 757-761
View details for DOI 10.1109/JSSC.2008.917523
View details for Web of Science ID 000254560300002
-
A 24 Gb/s software programmable analog multi-tone transmitter
IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC. 2008: 999-1009
View details for DOI 10.1109/JSSC.2008.917520
View details for Web of Science ID 000254560300029
-
Markov random field based automatic image alignment for electron tomography
ACADEMIC PRESS INC ELSEVIER SCIENCE. 2008: 260-275
Abstract
We present a method for automatic full-precision alignment of the images in a tomographic tilt series. Full-precision automatic alignment of cryo electron microscopy images has remained a difficult challenge to date, due to the limited electron dose and low image contrast. These facts lead to poor signal to noise ratio (SNR) in the images, which causes automatic feature trackers to generate errors, even with high contrast gold particles as fiducial features. To enable fully automatic alignment for full-precision reconstructions, we frame the problem probabilistically as finding the most likely particle tracks given a set of noisy images, using contextual information to make the solution more robust to the noise in each image. To solve this maximum likelihood problem, we use Markov Random Fields (MRF) to establish the correspondence of features in alignment and robust optimization for projection model estimation. The resulting algorithm, called Robust Alignment and Projection Estimation for Tomographic Reconstruction, or RAPTOR, has not needed any manual intervention for the difficult datasets we have tried, and has provided sub-pixel alignment that is as good as the manual approach by an expert user. We are able to automatically map complete and partial marker trajectories and thus obtain highly accurate image alignment. Our method has been applied to challenging cryo electron tomographic datasets with low SNR from intact bacterial cells, as well as several plastic section and X-ray datasets.
View details for DOI 10.1016/j.jsb.2007.07.007
View details for Web of Science ID 000254349100006
View details for PubMedID 17855124
-
A High-speed, Low-power 3D-SRAM Architecture
PROCEEDINGS OF THE IEEE 2008 CUSTOM INTEGRATED CIRCUITS CONFERENCE
2008: 201-204
View details for Web of Science ID 000262643900045
-
Circuit-Level Requirements for MOSFET-Replacement Devices
IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2008, TECHNICAL DIGEST
2008: 427-427
View details for Web of Science ID 000265829300100
-
The case for simple, visible cache coherency
2008
View details for DOI 10.1145/1353522.1353532
- Circuit-level requirements for MOSFET-replacement devices Electron Devices Meeting, 2008. IEDM 2008. IEEE International 2008: 1-1
- Markov random field based automatic image alignment for electron tomography Journal of Structural Biology 2008; 161 (3): 260-75
-
Processor performance modeling using symbolic simulation
ISPASS 2008: IEEE INTERNATIONAL SYMPOSIUM ON PERFORMANCE ANALYSIS OF SYSTEMS AND SOFTWARE
2008: 127-138
View details for Web of Science ID 000255984000013
-
Verification of Chip Multiprocessor Memory Systems Using A Relaxed Scoreboard
2008 PROCEEDINGS OF THE 41ST ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE: MICRO-41
2008: 294-305
View details for Web of Science ID 000264849800026
-
An optical interconnect transceiver at 1550 nm using low-voltage electroabsorption modulators directly integrated to CMOS
JOURNAL OF LIGHTWAVE TECHNOLOGY
2007; 25 (12): 3739-3747
View details for DOI 10.1109/JLT.2007.909334
View details for Web of Science ID 000251943600011
-
A heuristic for optimizing stochastic activity networks with applications to statistical digital circuit sizing
OPTIMIZATION AND ENGINEERING
2007; 8 (4): 397-430
View details for DOI 10.1007/s11081-007-9011-5
View details for Web of Science ID 000249952000003
-
A 14-mW 6.25-Gb/s transceiver in 90-nm CMOS
IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC. 2007: 2745-2757
View details for DOI 10.1109/JSSC.2007.908692
View details for Web of Science ID 000251292000012
-
Veiling glare in high dynamic range imaging
ASSOC COMPUTING MACHINERY. 2007
View details for DOI 10.1145/1239451.1239488
View details for Web of Science ID 000248914000040
-
Power optimization for SRAM and its scaling
IEEE TRANSACTIONS ON ELECTRON DEVICES
2007; 54 (4): 715-722
View details for DOI 10.1109/TED.2007.891869
View details for Web of Science ID 000245327900014
-
Measurement of supply pin current distributions in integrated circuit packages
ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING
2007: 7-10
View details for Web of Science ID 000251017800002
-
Variable domain transformation for linear PAC analysis of mixed-signal systems
IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN DIGEST OF TECHNICAL PAPERS, VOLS 1 AND 2
2007: 887-894
View details for Web of Science ID 000253303700142
-
Fast, non-monte-carlo estimation of transient performance variation due to device mismatch
2007 44TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2
2007: 440-443
View details for Web of Science ID 000249725800092
-
Integrated regulation for energy-efficient digital circuits
PROCEEDINGS OF THE IEEE 2007 CUSTOM INTEGRATED CIRCUITS CONFERENCE
2007: 389-392
View details for Web of Science ID 000252233200090
- Variable domain transformation for linear PAC analysis of mixed-signal systems 2007
- Fast, Non-Monte-Carlo Estimation of Transient Performance Variation Due to Device Mismatch 2007
- 1550nm Optical Interconnect Transceiver with Low Voltage Electroabsorption Modulators Flip-Chip Bonded to 90nm CMOS 2007
- Chip Multi-Processor Generator. DAC 2007
- Integrated Regulation for Energy-Efficient Digital Circuits 2007
- A 24Gbps Software Programmable Multi-Channel Transmitter 2007
- A 12GS/S Phase-Calibrated CMOS Digital-to-Analog Coverter 2007
- A 14mW 6.25Gb/s Transceiver in 90nm CMOS for Serial Chip-to-Chip Communications 2007
-
Synthetic aperture focusing using dense camera arrays
3D IMAGING FOR SAFETY AND SECURITY
2007; 35: 159-?
View details for Web of Science ID 000250475200007
-
A 24Gb/s software programmable multi-channel transmitter
2007 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS
2007: 38-39
View details for Web of Science ID 000250541000014
-
Comparing Memory Systems for Chip Multiprocessors
ISCA'07: 34TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, CONFERENCE PROCEEDINGS
2007: 358-368
View details for Web of Science ID 000265786200032
-
Noise analysis of LSO-PSAPD PET detector front-end multiplexing circuits
2007 IEEE NUCLEAR SCIENCE SYMPOSIUM CONFERENCE RECORD, VOLS 1-11
2007: 3212-3219
View details for Web of Science ID 000257380402138
-
Practical limits of multi-tone signaling over high-speed backplane electrical links
2007 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS, VOLS 1-14
2007: 2693-2698
View details for Web of Science ID 000257882501208
-
Time-variant characterization and compensation of wideband circuits
PROCEEDINGS OF THE IEEE 2007 CUSTOM INTEGRATED CIRCUITS CONFERENCE
2007: 487-490
View details for Web of Science ID 000252233200109
-
Robust energy-efficient adder topologies
18TH IEEE SYMPOSIUM ON COMPUTER ARITHMETIC, PROCEEDINGS
2007: 16-25
View details for Web of Science ID 000248520400003
-
Chip multi-processor generator
2007 44TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2
2007: 262-263
View details for Web of Science ID 000249725800052
-
A new technique for characterization of digital-to-analog converters in high-speed systems
2007 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3
2007: 433-438
View details for Web of Science ID 000252175700073
-
Light field microscopy
ACM TRANSACTIONS ON GRAPHICS
2006; 25 (3): 924-934
View details for Web of Science ID 000239817400054
-
Replica compensated linear regulators for supply-regulated phase-locked loops
IEEE JOURNAL OF SOLID-STATE CIRCUITS
2006; 41 (2): 413-424
View details for DOI 10.1109/JSSC.2005.862347
View details for Web of Science ID 000235372800011
-
A heuristic method for statistical digital circuit sizing
DESIGN AND PROCESS INTEGRATION FOR MICROELECTRONIC MANUFACTURING IV
2006; 6156
View details for DOI 10.1117/12.657499
View details for Web of Science ID 000238444200008
-
High-speed transmitters in 90nm CMOS for high-density optical interconnects
ESSCIRC 2006: PROCEEDINGS OF THE 32ND EUROPEAN SOLID-STATE CIRCUITS CONFERENCE
2006: 508-511
View details for Web of Science ID 000245212800122
-
The implementation of a 2-core, multi-threaded Itanium family processor
IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC. 2006: 197-209
View details for DOI 10.1109/JSSC.2005.859894
View details for Web of Science ID 000234305600022
-
Measurement of via currents in printed circuit boards using inductive loops
ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING
2006: 37-40
View details for Web of Science ID 000243330600009
-
Analog Multi-Tone Signaling for High-Speed Backplane Electrical Links
GLOBECOM 2006 - 2006 IEEE GLOBAL TELECOMMUNICATIONS CONFERENCE
2006
View details for Web of Science ID 000288765602170
-
Compensation for multimode fiber dispersion by adaptive optics
OPTICS LETTERS
2005; 30 (22): 2985-2987
Abstract
Adaptive optics is used to compensate for modal dispersion in digital transmission through multimode fiber (MMF). At the transmitter, a spatial light modulator (SLM) controls the launched field pattern. An estimate of intersymbol interference (ISI) caused by modal dispersion is formed at the receiver and fed back to the transmitter, where the SLM is adjusted to minimize ISI. Error-free transmission of 10 Gbit/s non-return-to-zero signals through standard 50 microm graded-index MMFs up to 11.1 km long is demonstrated. It is shown that a single SLM can compensate for modal dispersion across a 600 GHz bandwidth.
View details for Web of Science ID 000233258800005
View details for PubMedID 16315696
-
False coupling exploration in timing analysis
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS
2005; 24 (11): 1795-1805
View details for DOI 10.1109/TCAD.2005.852435
View details for Web of Science ID 000232971600012
-
Digital circuit optimization via geometric programming
OPERATIONS RESEARCH
2005; 53 (6): 899-932
View details for DOI 10.1287/opre.1050.0254
View details for Web of Science ID 000234756000002
-
High performance imaging using large camera arrays
ASSOC COMPUTING MACHINERY. 2005: 765-776
View details for Web of Science ID 000231223700047
-
Dual photography
ASSOC COMPUTING MACHINERY. 2005: 745-755
View details for Web of Science ID 000231223700045
-
On task mapping optimization for parallel decoding of low-density parity-check codes on message-passing architectures
PARALLEL COMPUTING
2005; 31 (5): 462-490
View details for DOI 10.1016/j.parco.2004.12.009
View details for Web of Science ID 000230195500003
-
A 20-Gb/s 0.13-mu m CMOS serial link transmitter using an LC-PLL to directly drive the output multiplexer
IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC. 2005: 1004-1011
View details for DOI 10.1109/JSSC.2004.842841
View details for Web of Science ID 000228564400025
-
Autonomous dual-mode (PAM2/4) serial link transceiver with adaptive equalization and data recovery
IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC. 2005: 1012-1026
View details for DOI 10.1109/JSSC.2004.842863
View details for Web of Science ID 000228564400026
-
Circuits and techniques for high-resolution measurement of on-chip power supply noise
IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC. 2005: 820-828
View details for DOI 10.1109/JSSC.2004.842853
View details for Web of Science ID 000228564400003
-
Scaling, power, and the future of CMOS
IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2005, TECHNICAL DIGEST
2005: 11-17
View details for Web of Science ID 000236225100002
- Clocking and circuit design for a parallel I/O on a first-generation CELL processor 2005
- A new method for design of robust digital circuits. 2005
- Opportunities for optics in integrated circuits applications. Solid-State Circuits Conference 2005
-
A new method for design of robust digital circuits
6TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS
2005: 676-681
View details for Web of Science ID 000228486600110
-
Scalable circuits for supply noise measurement
ESSCIRC 2005: PROCEEDINGS OF THE 31ST EUROPEAN SOLID-STATE CIRCUITS CONFERENCE
2005: 463-466
View details for Web of Science ID 000235469600109
-
Architecture and circuit techniques for a 1.1-GHz 16-kb reconfigurable memory in 0.18-mu m CMOS
IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC. 2005: 261-275
View details for Web of Science ID 000226124500027
-
High-speed videography using a dense camera array
26TH INTERNATIONAL CONGRESS ON HIGH SPEED PHOTOGRAPHY AND PHOTONICS
2005; 5580: 913-920
View details for Web of Science ID 000228994200101
-
Synthetic aperture confocal imaging
ASSOC COMPUTING MACHINERY. 2004: 825-834
View details for Web of Science ID 000222972600083
-
Methods for true energy-performance optimization
IEEE JOURNAL OF SOLID-STATE CIRCUITS
2004; 39 (8): 1282-1293
View details for DOI 10.1109/JSSC.2004.831796
View details for Web of Science ID 000222902600007
-
How scaling will change processor architecture
2004 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE, DIGEST OF TECHNICAL PAPERS
2004; 47: 132-133
View details for Web of Science ID 000221633800047
-
Adaptive equalization and data recovery in a dual-mode (PAM2/4) serial link transceiver
2004 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS
2004: 348-351
View details for Web of Science ID 000224752900085
-
Common-mode backchannel signaling system for differential high-speed links
2004 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS
2004: 352-355
View details for Web of Science ID 000224752900086
- Circuits and techniques for high-resolution measurement of on-chip power supply noise 2004
- Adaptive equalization and data recovery in a dual-mode (PAM2/4) serial link transceiver 2004
-
Equalization of modal dispersion in multimode fiber using spatial light modulators
GLOBECOM '04: IEEE GLOBAL TELECOMMUNICATIONS CONFERENCE, VOLS 1-6
2004: 1023-1029
View details for Web of Science ID 000226689900195
- 20Gb/s 0.13 mu m CMOS serial link transmitter using an LC-PLL to directly drive the output multiplexer 2004
-
Burst mode packet receiver using a second order DLL
2004 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS
2004: 264-267
View details for Web of Science ID 000224752900064
- Common-mode backchannel signaling system for differential high-speed links 2004
-
Optimal linear precoding with theoretical and practical data rates in high-speed serial-link backplane communication
2004 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS, VOLS 1-7
2004: 2799-2806
View details for Web of Science ID 000223459600546
-
Multi-tone signaling for high-speed backplane electrical links
GLOBECOM '04: IEEE GLOBAL TELECOMMUNICATIONS CONFERENCE, VOLS 1-6
2004: 1111-1117
View details for Web of Science ID 000226689900212
-
Architecture and circuit techniques for a reconfigurable memory block
2004 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE, DIGEST OF TECHNICAL PAPERS
2004; 47: 500-501
View details for Web of Science ID 000221633800210
-
The stream virtual machine
13TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURE AND COMPILATION TECHNIQUES, PROCEEDINGS
2004: 267-277
View details for Web of Science ID 000224469900025
- Burst mode packet receiver using a second order DLL 2004
-
CMOS transceiver with baud rate clock recovery for optical interconnects
2004 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS
2004: 410-413
View details for Web of Science ID 000224752900101
-
High-speed videography using a dense camera array
PROCEEDINGS OF THE 2004 IEEE COMPUTER SOCIETY CONFERENCE ON COMPUTER VISION AND PATTERN RECOGNITION, VOL 2
2004: 294-301
View details for Web of Science ID 000223605500039
-
Equalization and clock recovery for a 2.5-10-Gb/s 2-PAM/4-PAM backplane transceiver cell
IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC. 2003: 2121-2130
View details for DOI 10.1109/JSSC.2003.818572
View details for Web of Science ID 000187569900013
-
A 10-GHz global clock distribution using coupled standing-wave oscillators
IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC. 2003: 1813-1820
View details for DOI 10.1109/JSSC.2003.818299
View details for Web of Science ID 000186249100004
-
Design of CMOS adaptive-bandwidth PLL/DLLs: A general approach
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS
2003; 50 (11): 860-869
View details for DOI 10.1109/TCSII.2003.819120
View details for Web of Science ID 000186646500010
-
Scaling Internet routers using optics
ASSOC COMPUTING MACHINERY. 2003: 189-200
View details for Web of Science ID 000188215800017
-
Managing wire scaling: A circuit perspective
PROCEEDINGS OF THE IEEE 2003 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE
2003: 177-179
View details for Web of Science ID 000184465800053
- Implementing an untrusted operating system on trusted hardware. Operating Systems Review 2003; 37 (5): 178-92
- A framework for designing reusable analog circuits 2003
- Equalization and clock recovery for a 2.5-10-Gb/s 2-PAM/4-PAM backplane transceiver cell. IEEE Journal of Solid-State Circuits 2003; 38 (12): 2121 - 2130
- Design of CMOS adaptive-bandwidth PLL/DLLs: a general approach. Circuits and Systems II: Analog and Digital Signal Processing IEEE Transactions on [see also Circuits and Systems II: Express Briefs, IEEE Transactions on] 2003; 50 (11): 860-869
- A 10-GHz global clock distribution using coupled standing-wave oscillators Solid-State Circuits IEEE Journal of 2003; 38 (11): 1813-1820
- Modeling and analysis of high-speed links 2003
- A 0.4-4-Gb/s CMOS quad transceiver cell using on-chip regulated dual-loop PLLs. IEEE Journal of Solid-State Circuits 2003; 38 (5): 747-54
-
10GHz clock distribution using coupled standing-wave oscillators
2003 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE: DIGEST OF TECHNICAL PAPERS
2003; 46: 428-?
View details for Web of Science ID 000185583300183
-
Design of a 10GHz clock distribution network using coupled standing-wave oscillators
40TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2003
2003: 682-687
View details for Web of Science ID 000184080900125
-
Efficient on-chip global interconnects
2003 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS
2003: 271-274
View details for Web of Science ID 000185582200075
-
Specifying and verifying hardware for tamper-resistant software
2003 IEEE SYMPOSIUM ON SECURITY AND PRIVACY, PROCEEDINGS
2003: 166-177
View details for Web of Science ID 000183375200012
-
Adaptive supply serial links with sub-I-V operation and per-pin clock recovery
IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC. 2002: 1403-1413
View details for DOI 10.1109/JSSC.2002.803937
View details for Web of Science ID 000179027300005
-
High-frequency characterization of on-chip digital interconnects
IEEE JOURNAL OF SOLID-STATE CIRCUITS
2002; 37 (6): 716-725
View details for Web of Science ID 000175929500006
-
An efficient digital sliding controller for adaptive power-supply regulation
IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC. 2002: 639-647
View details for Web of Science ID 000175198900015
- 1.6 Gb/s, 3 mW CMOS receiver for optical communication 2002
- Transmit pre-emphasis for high-speed time-division-multiplexed serial-link transceiver 2002
- Methods for true power minimization 2002
- Energy-delay tradeoffs in combinational logic using gate sizing and supply voltage optimization. ESSCIRC 2002 2002
- Power Aware Design Methodologies. 2002
-
A serial-link transceiver based on 8-GSamples/s A/D and D/A converters in 0.25-mu m CMOS
IEEE JOURNAL OF SOLID-STATE CIRCUITS
2001; 36 (11): 1684-1692
View details for Web of Science ID 000171893000010
-
Fast low-power decoders for RAMs
IEEE JOURNAL OF SOLID-STATE CIRCUITS
2001; 36 (10): 1506-1515
View details for Web of Science ID 000171192400009
-
The future of wires
PROCEEDINGS OF THE IEEE
2001; 89 (4): 490-504
View details for Web of Science ID 000168465500005
- Light field video camera 2001
- Using texture mapping with mipmapping to render a VLSI layout 2001
- Sampling-rate optimization of an interleaved-sampling front-end. ISCAS 2001 2001
- Optimizing iterative decoding of low-density parity check codes on programmable pipelined parallel architectures 2001
- A serial-link transceiver based on 8 GSample/s A/D and D/A converters in 0.25 mu m CMOS 2001
- High-Speed Electrical Signaling in Design of High-Performance Microprocessor Circuits 2001
- Optimizing the mapping of low-density parity check codes on parallel decoding architectures 2001
-
FLASH vs. (Simulated) FLASH: Closing the simulation loop
ASSOC COMPUTING MACHINERY. 2000: 49-58
View details for Web of Science ID 000165257200006
-
A 2.4 gb/s/pin simultaneous bidirectional parallel link with per-pin skew compensation
IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC. 2000: 1619-1628
View details for Web of Science ID 000165222500012
-
A variable-frequency parallel I/O interface with adaptive power-supply regulation
IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC. 2000: 1600-1610
View details for Web of Science ID 000165222500010
-
Architectural support for copy and tamper resistant software
ASSOC COMPUTING MACHINERY. 2000: 168-177
View details for Web of Science ID 000165257200017
-
A 0.3-mu m CMOS 8-Gb/s 4-PAM serial link transceiver
IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC. 2000: 757-764
View details for Web of Science ID 000087046400013
-
Speed and power scaling of SRAM's
IEEE JOURNAL OF SOLID-STATE CIRCUITS
2000; 35 (2): 175-185
View details for Web of Science ID 000085393200005
- M. FLASH vs. (simulated) FLASH: closing the simulation loop Operating Systems Review 2000; 34 (5): 49-58
- Adaptive bandwidth DLLs and PLLs using regulated supply CMOS buffers 2000
- Smart Memories: a modular reconfigurable architecture 2000
- An eight channel 35 GSample/s CMOS timing analyzer 2000
- A 2.4 Gb/s/pin simultaneous bidirectional parallel link with per pin skew compensation 2000
- A variable-frequency parallel I/O interface with adaptive power-supply regulation. IEEE Journal of Solid-State Circuits 2000; 35 (11): 1600-10
- 64 Mbit mesochronous hybrid wave pipelined multibank DRAM macro Intelligent Memory Systems. Second International Workshop, IMS 2000. Revised Papers, Cambridge, MA, USA. 2000
-
Timing analysis including clock skew
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS
1999; 18 (11): 1608-1618
View details for Web of Science ID 000084031600007
-
A 0.4-mu m CMOS 10-Gb/s 4-PAM pre-emphasis serial link transmitter
IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC. 1999: 580-585
View details for Web of Science ID 000080039500003
-
A portable digital DLL for high-speed CMOS interface circuits
IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC. 1999: 632-644
View details for Web of Science ID 000080039500010
-
A fully digital, energy-efficient, adaptive power-supply regulator
IEEE JOURNAL OF SOLID-STATE CIRCUITS
1999; 34 (4): 520-528
View details for Web of Science ID 000079369400011
- Using Partitioning to Help Convergence in the Standard-Cell Design Automation Methodology 1999
- A 50 Gb/s 32*32 CMOS crossbar chip using asymmetric serial links 1999
- A 0.3- mu m CMOS 8-Gb/s 4-PAM serial link transceiver 1999
- Using partitioning to help convergence in the standard-cell design automation methodology 1999
- Scaling implications for CAD 1999
- Improving Coverage Analysis and Test Generation for Large Designs 1999
- GAD: A 12-GS/s CMOS 4-bit A/D converter for an equalized multi-level link 1999
- Vex - A CAD Toolbox 1999
-
Low-power dividerless frequency synthesis using aperture phase detection
IEEE JOURNAL OF SOLID-STATE CIRCUITS
1998; 33 (12): 2232-2239
View details for Web of Science ID 000077298100043
-
Low-power SRAM design using half-swing pulse-mode techniques
IEEE JOURNAL OF SOLID-STATE CIRCUITS
1998; 33 (11): 1659-1671
View details for Web of Science ID 000076702900010
-
A replica technique for wordline and sense control in low-power SRAM's
IEEE JOURNAL OF SOLID-STATE CIRCUITS
1998; 33 (8): 1208-1219
View details for Web of Science ID 000075185400010
-
A 0.5-mu m CMOS 4.0-Gbit/s serial link transceiver with data recovery using oversampling
IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC. 1998: 713-722
View details for Web of Science ID 000073300400007
-
Informing memory operations: Memory performance feedback mechanisms and their applications
ACM TRANSACTIONS ON COMPUTER SYSTEMS
1998; 16 (2): 170-205
View details for Web of Science ID 000074989800003
-
High-speed electrical signaling: Overview and limitations
IEEE MICRO
1998; 18 (1): 12-24
View details for Web of Science ID 000071906600005
- A 2Gb/s Asymmetric Serial Link for High-bandwidth Packet Switches 1998
- Applications of On-Chip Samplers for Test and Measurement of Integrated Circuits 1998
- A 0.4-µm CMOS 10-Gb/s 4-PAM Pre-Emphasis Serial Link Transmitter 1998
-
Approximate reachability with BDDs using overlapping projections
1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS
1998: 451-456
View details for Web of Science ID 000077273700081
-
A semidigital dual delay-locked loop
IEEE JOURNAL OF SOLID-STATE CIRCUITS
1997; 32 (11): 1683-1692
View details for Web of Science ID A1997YE47600008
-
Skew-tolerant domino circuits
IEEE JOURNAL OF SOLID-STATE CIRCUITS
1997; 32 (11): 1702-1711
View details for Web of Science ID A1997YE47600010
-
Circuit techniques for 1.5-V power supply flash memory
IEEE JOURNAL OF SOLID-STATE CIRCUITS
1997; 32 (8): 1217-1230
View details for Web of Science ID A1997XL40400007
-
Supply and threshold voltage scaling for low power CMOS
IEEE JOURNAL OF SOLID-STATE CIRCUITS
1997; 32 (8): 1210-1216
View details for Web of Science ID A1997XL40400006
-
Optimization of hybrid JJ/CMOS memory operating temperatures
IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC. 1997: 3307-3310
View details for Web of Science ID A1997XH86700251
-
A 700-Mb/s/pin CMOS signaling interface wing current integrating receivers
IEEE JOURNAL OF SOLID-STATE CIRCUITS
1997; 32 (5): 681-690
View details for Web of Science ID A1997WV64100010
-
Hardware/software co-design of the Stanford FLASH multiprocessor
PROCEEDINGS OF THE IEEE
1997; 85 (3): 455-466
View details for Web of Science ID A1997WN92900007
-
A 0.6 mu m CMOS 4Gb/s transceiver with data recovery using oversampling
1997 SYMPOSIUM ON VLSI CIRCUITS
1997: 71-72
View details for Web of Science ID A1997BJ59E00031
-
Hardware fault containment in scalable shared-memory multiprocessors
ASSOC COMPUTING MACHINERY. 1997: 73-84
View details for Web of Science ID A1997BH95B00007
- A 0.6u CMOS 4.0Gbps Transceiver with Data Recovery using Oversampling 1997
- An Equalization Scheme for 10Gb/s 4-PAM Signaling over Long Cables 1997
- SRT Division Architectures and Implementations 1997
-
A semi-digital DLL with unlimited phase shift capability and 0.08-400MHz operating range
I E E E. 1997: 332-333
View details for Web of Science ID A1997BH40E00132
-
Tiny Tera: A packet switch core
IEEE COMPUTER SOC. 1997: 26-33
View details for Web of Science ID A1997WF58800009
-
Skew-tolerant domino circuits
I E E E. 1997: 422-423
View details for Web of Science ID A1997BH40E00172
-
A 0.8-mu m CMOS 2.5 Gb/s oversampling receiver and transmitter for serial links
IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC. 1996: 2015-2023
View details for Web of Science ID A1996VX90200023
-
Energy dissipation in general purpose microprocessors
IEEE JOURNAL OF SOLID-STATE CIRCUITS
1996; 31 (9): 1277-1284
View details for Web of Science ID A1996VE60100006
-
A 0.8 mu m CMOS 2.5Gb/s oversampled receiver for serial links
I E E E. 1996: 200-201
View details for Web of Science ID A1996BF43W00077
- Validation Coverage Analysis for Complex Digital Designs 1996
- Informing Memory Operations: Providing Memory Performance Feedback in Modern Processors 1996
- A 50% Noise Reduction Interface Using Low-Weight Coding 1996
-
Informing memory operations: Providing memory performance feedback in modem processors
ASSOC COMPUTING MACHINERY. 1996: 260-270
View details for Web of Science ID A1996BF68U00024
-
A 700 Mbps/pin CMOS signalling interface using current integrating receivers
I E E E. 1996: 142-143
View details for Web of Science ID A1996BF78R00053
-
A low power switching power supply for self-clocked systems
I E E E. 1996: 313-317
View details for Web of Science ID A1996BG22B00062
-
Regenerative feedback repeaters for programmable interconnections
IEEE JOURNAL OF SOLID-STATE CIRCUITS
1995; 30 (11): 1246-1253
View details for Web of Science ID A1995TM39100013
-
Architecture validation for processors
ASSOC COMPUTING MACHINERY. 1995: 404-413
View details for Web of Science ID A1995BE13F00036
- Array-of-arrays Architecture for Parallel Floating Point Multiplication Advanced Research in VLSI 1995: 150-157
- Clustered Voltage Scaling Technique for Low-Power Design 1995
- Informing Loads: Enabling Software to Observe and React to Memory Behavior Stanford University, Technical Report 1995: CSL-TR-95-673
-
Current integrating receivers for high speed system interconnects
I E E E. 1995: 107-110
View details for Web of Science ID A1995BD31E00023
-
REGENERATIVE FEEDBACK REPEATERS FOR PROGRAMMABLE INTERCONNECTIONS
I E E E. 1995: 116-117
View details for Web of Science ID A1995BD33W00041
-
TIMING ANALYSIS FOR PIECEWISE-LINEAR RSIM
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS
1994; 13 (12): 1498-1512
View details for Web of Science ID A1994PT59100007
-
THE PERFORMANCE IMPACT OF FLEXIBILITY IN THE STANFORD FLASH MULTIPROCESSOR
ASSOC COMPUTING MACHINERY. 1994: 274-285
View details for Web of Science ID A1994PX02700026
-
INTERLEAVING - A MULTITHREADING TECHNIQUE TARGETING MULTIPROCESSORS AND WORKSTATIONS
ASSOC COMPUTING MACHINERY. 1994: 308-318
View details for Web of Science ID A1994PX02700029
-
SELF-TIMED LOGIC USING CURRENT-SENSING COMPLETION DETECTION (CSCD)
JOURNAL OF VLSI SIGNAL PROCESSING
1994; 7 (1-2): 7-16
View details for Web of Science ID A1994NA69100002
-
THE STANFORD FLASH MULTIPROCESSOR
I E E E, COMPUTER SOC PRESS. 1994: 302-313
View details for Web of Science ID A1994BA93B00027
- Techniques to Reduce Power in Fast Wide Memories (CMOS SRAMS) 1994
- Using Partitioning to Help Convergence in the Standard-cell Design Automation Methodology 1994
- Techniques for Characterizing DRAMS with a 500 MHZ Interface 1994
- Low-Power Digital Design 1994
- Evaluation of Charge Recovery Circuits and Adiabatic Switching for Low Power CMOS Design 1994
- Architectural and Implementation Tradeoffs in the Design of Multiple-Context Processors Multithreaded Computer Architectures Kluwer Academic Publishers. 1994: 1
-
WHO WILL WIN THE WINDOWS NT SILICON SWEEPSTAKES
I E E E. 1994: 234-235
View details for Web of Science ID A1994BA99E00093
-
A CMOS 500-MBPS PIN SYNCHRONOUS POINT-TO-POINT LINK INTERFACE
I E E E. 1994: 43-44
View details for Web of Science ID A1994BB60F00019
-
PRECISE DELAY GENERATION USING COUPLED OSCILLATORS
IEEE JOURNAL OF SOLID-STATE CIRCUITS
1993; 28 (12): 1273-1282
View details for Web of Science ID A1993MX67800012
-
THE DESIGN OF A HIGH-PERFORMANCE CACHE CONTROLLER - A CASE-STUDY IN ASYNCHRONOUS SYNTHESIS
INTEGRATION-THE VLSI JOURNAL
1993; 15 (3): 241-262
View details for Web of Science ID A1993MK62900002
-
NONDESTRUCTIVE READOUT ARCHITECTURE FOR A KINETIC INDUCTANCE MEMORY CELL
I E E E. 1993: 2702-2705
View details for Web of Science ID A1993BZ49H00633
- Piecewise Linear Models for Rsim 1993
- PLL Design for a 500 MB/s Interface 1993
- Performance Analysis of a Kinetic Inductance Memory Array 1993
-
EFFICIENT SUPERSCALAR PERFORMANCE THROUGH BOOSTING
SIGPLAN NOTICES
1992; 27 (9): 248-259
View details for Web of Science ID A1992JT83700021
-
CIRCUIT TECHNIQUES FOR LARGE CSEA SRAMS
IEEE JOURNAL OF SOLID-STATE CIRCUITS
1992; 27 (6): 908-919
View details for Web of Science ID A1992HV42000007
-
THE STANFORD DASH MULTIPROCESSOR
COMPUTER
1992; 25 (3): 63-79
View details for Web of Science ID A1992HH04100006
- Circuit Techniques for Large CSEA SRAM's IEEE Journal of Solid-State Circuits 1992; 27 (6): 908-919
- A 500-Megabyte/s Data-Rate 4.5M DRAM 1992
- Nondestructive Readout Architecture for a Kinetic Inductance Memory Cell 1992, 1993
- Clocking Strategies in High Performance Processors 1992
- Architectural and Implementation Tradeoffs in the Design of Multiple-Context Processors 1992
- 500 Mbyte/sec Data-Rate 512 Kbits*9 DRAM Using a Novel I/O Interface 1992
-
A ZERO-OVERHEAD SELF-TIMED 160-NS 54-B CMOS DIVIDER
IEEE JOURNAL OF SOLID-STATE CIRCUITS
1991; 26 (11): 1651-1661
View details for Web of Science ID A1991GL70900026
- Dynamic Pointer Allocation for Scalable Cache Coherence Directories 1991
- Asymptotic Waveform Evaluation for Circuits With Redundant DC Equations Stanford University, Technical Report 1991: CSL-TR-91-478
- A 160nS 54bit CMOS Division Implementation Using Self-Timing and Symmetrically Overlapped SRT Stages 1991
- Dynamic Pointer Allocation for Scalable Cache Coherence Directories Stanford University, Technical Report 1991: CSL-TR-91-491
- Efficient Moment-Based Timing Analysis for Variable Accuracy Switch Level Simulation Stanford University, Technical Report 1991: CSL-TR-91-468
- Modeling the Performance of Limited Pointers Directories for Cache Coherence 1991
-
A 4-NS BICMOS TRANSLATION-LOOKASIDE BUFFER
IEEE JOURNAL OF SOLID-STATE CIRCUITS
1990; 25 (5): 1093-1101
View details for Web of Science ID A1990EA15600008
-
TECHNIQUES FOR CALCULATING CURRENTS AND VOLTAGES IN VLSI POWER-SUPPLY NETWORKS
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS
1990; 9 (2): 126-132
View details for Web of Science ID A1990CJ15600002
- A Single-Chip, Functional Tester for VLSI Circuits 1990
- Design of Scalable Shared-Memory Multiprocessors: the DASH Approach, Held: San Francisco, CA 1990
- Boosting Beyond Static Scheduling in a Superscalar Processor 1990
- BiCMOS Circuit Design 1990
- A 3.5ns, 1 Watt, ECL Register File 1990
- Limits on Multiple Instruction Issue Stanford University, Technical Report 1990: CSL-TR-90-433
-
BOOSTING BEYOND STATIC SCHEDULING IN A SUPERSCALAR PROCESSOR
17TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE
1990: 344-354
View details for Web of Science ID A1990BQ97U00032
- Boosting Beyond Static Scheduling in a Superscalar Processor Stanford University, Technical Report 1990: CSL-TR-90-434
-
AN ANALYTICAL CACHE MODEL
ACM TRANSACTIONS ON COMPUTER SYSTEMS
1989; 7 (2): 184-215
View details for Web of Science ID A1989U462500003
-
SPIM - A PIPELINED 64 X 64-BIT ITERATIVE MULTIPLIER
IEEE JOURNAL OF SOLID-STATE CIRCUITS
1989; 24 (2): 487-493
View details for Web of Science ID A1989T854100037
- Design of the Stanford Dash Multiprocessor Stanford University, Technical Report 1989: CSL-TR-89-403
- Limits on Multiple Instruction Issue 1989, 1990
- IRSIM: An Incremental MOS Switch-Level Simulator, IEEE/ACM 1989
- Rounding Algorithms for IEEE Multipliers 1989
- Characteristics of Performance-Optimal Multi-Level Cache Hierarchies 1989
- SPIM: A Pipelined 64 x 64 Bit Iterative Multiplier 1989, 1988
- A Single-Ended BiCMOS Sense Circuit for Digital Circuit 1989
- The MIPS-X RISC Microprocessor Kluwer Academic Publishers. 1989
- Integrated Pin Electronics for VLSI Functional Testers 1989
-
CACHE PERFORMANCE OF OPERATING SYSTEM AND MULTIPROGRAMMING WORKLOADS
ACM TRANSACTIONS ON COMPUTER SYSTEMS
1988; 6 (4): 393-431
View details for Web of Science ID A1988Q844600003
-
A 4-NS 4K X 1-BIT 2-PORT BICMOS SRAM
IEEE JOURNAL OF SOLID-STATE CIRCUITS
1988; 23 (5): 1030-1040
View details for Web of Science ID A1988Q243900002
-
SPECIAL ISSUE ON LOGIC AND MEMORY - FOREWORD
IEEE JOURNAL OF SOLID-STATE CIRCUITS
1988; 23 (5): 1028-1029
View details for Web of Science ID A1988Q243900001
- Bisim: A Simulator for Custom ECL Circuits 1988
- Performance Tradeoffs in Cache Design, IEEE 1988
- Scalable Directory Schemes for Cache Consistency 1988
- A 4nsec 4Kx1bit Two-Port BiCMOS SRAM 1988
- The Design and Testing of MIPS-X Advanced Research in VLSI, Cambridge, MA MIT Press. 1988: 95-114
- Generalization in Digital Functions International Neural Network Society 1988 First Annual Meeting, Boston, MA, Neural Networks 1988; 1 (1): 101
-
CHARGE-SHARING MODELS FOR SWITCH-LEVEL SIMULATION
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS
1987; 6 (6): 1053-1061
View details for Web of Science ID A1987K634400013
-
MIPS-X - A 20-MIPS PEAK, 32-BIT MICROPROCESSOR WITH ON-CHIP CACHE
IEEE JOURNAL OF SOLID-STATE CIRCUITS
1987; 22 (5): 790-799
View details for Web of Science ID A1987K182100024
-
A SINGLE-CHIP LSI HIGH-SPEED FUNCTIONAL TESTER
IEEE JOURNAL OF SOLID-STATE CIRCUITS
1987; 22 (5): 820-828
View details for Web of Science ID A1987K182100027
- Architectural Tradeoffs in the Design of MIPS-X 1987
- Toriodal Compaction of Symbolic Layouts for Regular Structures 1987
- On-Chip Instruction Caches for High Performance Processors 1987
- A Static RAM as a Fault Model Evaluator 1987
- A Self Timing SRT Division Chip Advanced Research in VLSI, Stanford, CA MIT Press. 1987: 75-95
- REDS: Resistance Extraction for Digital Stimulation, ACM/IEEE 1987
- Generating Incremental VLSI Compaction Spacing Constraints, ACM/IEEE 1987
- Active Substrate System Integration 1987
- An Overview of the MIPS-X-MP Project Stanford University, Technical Report 1986: CSL-TR-86-300
- An Analytical Cache Model Stanford University, Technical Report 1986: CSL-TR-86-304
- ATUM: A New Technique for Capturing Address Traces Using Microcode 1986
- SRT Division Diagrams and Their Usage in Designing Custom Integrated Circuits for Division Stanford University, Technical Report 1986: CSL-TR-87-326
- The MIPS-X Microprocessor WESCON 1985, San Francisco, CA Published by Electronic Conventions Management, USA, Distributed by Western Periodicals Co, North Hollywood, CA. 1985: 6. 1
- An Automated Pressure Regulator Review of Scientific Instruments 1984; 55 (9): 1467-1470
- A Low Cost Laser Interferometer System for Machine Tool Applications Precision Engineering 1983; 5 (1): 29-31
- Timing Models for MOS Pass Nets 1983
- Resistance Extraction from Mask Layout Data IEEE Transactions on Computer-Aided Design 1983; CAD-2 (3): 145-150
- Signal Delay in RC Tree Networks IEEE Transactions on Computer-Aided Design 1983; CAD-2 (3): 202-211
- Timing Models for MOS Circuits Stanford University, Ph.D. Thesis, Dec. 1983. Also appears as Stanford University, Technical Report 1983: SEL-83-003
-
A 14 BIT DUAL-RAMP DAC FOR DIGITAL-AUDIO SYSTEMS
IEEE JOURNAL OF SOLID-STATE CIRCUITS
1982; 17 (6): 1118-1126
View details for Web of Science ID A1982QA62700020
-
A 14B PCM DAC
ISSCC DIGEST OF TECHNICAL PAPERS
1982; 25: 86-?
View details for Web of Science ID A1982NY99400032
-
MEASUREMENT OF SERIES COLLECTOR RESISTANCE IN BIPOLAR-TRANSISTORS
IEEE JOURNAL OF SOLID-STATE CIRCUITS
1982; 17 (4): 767-773
View details for Web of Science ID A1982PB83700019
- A 14 Bit Dual Ramp DAC for Digital Audio IEEE Journal of Solid-State Circuits, Shorter version in Proceedings of International Solid-State Circuits Conference (ISSCC), San Francisco, CA 1982; SC-17 (6): 86-87
- Critical Anomaly in the Dielectric Constant of a Non-polar Pure Fluid Phy Rev Letters 1976; 37 (15): 964-967